

**Specification**

**For**


**LCD Module**

**LH12864A-1**

■ PHYSICAL DATA


Item	Contents	Unit
LCD type	STN	---
LCD duty	1/64	---
LCD bias	1/9	---
Viewing direction	6	o' clock
Module size (W×H×T)	113 × 65 × 14MAX (4.45" × 2.56" × 0.55"MAX)	mm
Viewing area (W×H)	73.4 × 38.8 (2.89" × 1.53")	mm
Number of dots	128 × 64	dots
Dot size (W×H)	0.48 × 0.48 (0.019" × 0.019")	mm
Dot pitch (W×H)	0.52 × 0.52 (0.020" × 0.020")	mm

■ EXTERNAL DIMENSIONS



■ BLOCK DIAGRAM

20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
SLK	SLA	VOUT	RSTB	CS2	CS1	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	E	R/W	RS	VO	VDD	VSS



■ **ABSOLUTE MAXIMUM RATINGS** (Ta = 25°C)

Parameter	Symbol	Min	Max	Unit
Supply voltage for logic	VDD	-0.3	7.0	V
Supply voltage for LCD	VDD - VO	-0.3	VDD+0.3	V
Input voltage	VI	-0.3	VDD+0.3	V
Operating temperature	TOP	-20	70	°C
Storage temperature	TST	-30	80	°C

■ **ELECTRICAL CHARACTERISTICS** (VDD = +5V±5% , VSS = 0V, Ta = 25°C)


□ **DC Characteristics**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Supply voltage for logic	VDD	---	4.5	5.0	5.5	V
Supply current for logic	IDD	---	---	2.62	4	mA
Operating voltage for LCD	VDD - VO	-20°C	14.3	15.0	15.7	V
		25°C	12.3	13.0	13.7	V
		70°C	11.2	11.9	12.6	V
Supply voltage for side light	VF	---	---	4.2	4.6	V
Supply current for side light	IF	VF=4.2V	---	180	300	mA
Input voltage 'H' level	VIH	---	0.7VDD	---	VDD	V
Input voltage 'L' level	VIL	---	0	---	0.3VDD	V


□ **AC Characteristics**

● MPU Interface

Characteristic	Symbol	Min	Typ	Max	Unit
E cycle	tcyc	1000	---	---	ns
E high level width	twhE	450	---	---	ns
E low level width	twlE	450	---	---	ns
E rise time	tr	---	---	25	ns
E fall time	tf	---	---	25	ns
Address set-up time	tas	140	---	---	ns
Address hold time	tah	10	---	---	ns
Data set-up time	tdsw	200	---	---	ns
Data delay time	tddr	---	---	320	ns
Data hold time(write)	tdhw	10	---	---	ns
Data hold time(read)	tdhr	20	---	---	ns



MPU Write Timing



MPU Read Timing

## ■ OPERATING PRINCIPLES & METHODS

### ⌚ I/O Buffer

Input buffer controls the status between the enable and disable of chip. Unless the CS1 or CS2 is in active mode, input or output of data and instruction do not execute. Therefore internal state is not changed. But RSTB can operate regardless of CS1 and CS2.

### ⌚ Input Register

Input register is provided to interface with MPU which is different operating frequency. Input register stores the data temporarily before writing it into display data RAM.

When CS1 or CS2 is in the active mode, R/W and RS select the input register. The data from MPU is written into input register and then write it into display data RAM. Data is latched when falling of the E signal and written automatically into the display data RAM by internal operation.

### ⌚ Output Register

Output register stores the data temporarily from display data RAM when CS1 or CS2 is in active mode and R/W and RS=H. Stored data in display data RAM is latched in output register. When CS1 or CS2 is in active mode and R/W=H, RS=L, status data (busy check) can be read out.

To read the contents of display data RAM, twice access of read instruction is needed. In first access, data in display data RAM is latched into output register. In second access, MPU can read data which is latched. That is, to read the data in display data RAM, it needs dummy read. But status read does not need dummy read.

RS	R/W	Function
0	0	Instruction
	1	Status read(busy check)
1	0	Data write(from input register to display data RAM)
	1	Data read(from display data RAM to output register)

### ⌚ Reset

System reset can be initialized by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occurred.


- Display off
- Display start line register become set by 0.(Z-address 0)

While RSTB is low level, no instruction except status read can be accepted. Reset status appears at DB4. After DB4 is low, any instruction can be accepted.

The Conditions of power supply at initial power up are shown in table 1.

Table 1. Power Supply Initial Conditions


Item	Symbol	Min	Typ	Max	Unit
Reset time	$t_{RST}$	1.0	---	---	$\mu s$
Rise time	$t_r$	---	---	200	ns



**Busy Flag**

Busy flag indicates that KS0108B is operating or not operating. When busy flag is high, KS0108B is in internal operating. When busy flag is low, KS0108B can accept the data or instruction.

DB7 indicates busy flag of the KS0108B.



**Display ON/OFF Flip-Flop**

The display on/off flip-flop makes on/off of the liquid crystal display. When flip-flop is reset (logical low), selective voltage or non selective voltage appears on segment output terminals. When flip-flop is set (logical high), non selective voltage appears on segment output terminals regardless of display RAM data.

The display on/off flip-flop can change status by instruction. The display data at all segment disappear while  $RSTB$  is low. The status of the flip-flop is output to DB5 by read instruction.

**X page Register**

X page register designates page of the internal display data RAM. It has not count function. An address is set by instruction.

**Y Address Counter**

Y address counter designates address of the internal display data RAM. An address is set by instruction and is increased by 1 automatically by read or write operations of display data.

Ⓜ **Display Data RAM**

Display data RAM stores a display data for liquid crystal display. To express on state of dot matrix of liquid crystal display, write data 1. The other way, off state writes 0.

Ⓜ **Display Start Line Register**

The display start line register indicates address of display data RAM to display top line of liquid crystal display. Bit data (DB<0:5>) of the display start line set instruction is latched in display start line register. It is used for scrolling of the liquid crystal display screen.

Ⓜ **Display Control Instruction**

The display control instructions control the internal state of the KS0108B. Instruction is received from MPU to KS0108B for the display control. The following table shows various instructions.

Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
Display ON/OFF	0	0	0	0	1	1	1	1	1	0/1	Controls the display on or off. Internal status and display RAM data are not affected. 0:OFF, 1:ON
Set Address	0	0	0	1	Y address (0~63)					Sets the Y address in the Y address counter.	
Set Page (X address)	0	0	1	0	1	1	1	Page (0~7)			Sets the X address at the X address register.
Display Start Line	0	0	1	1	Display start line (0~63)					Indicates the display data RAM displayed at the top of the screen.	
Status Read	0	1	B U S Y	0	O N / O F F	R E S E T	0	0	0	0	Read status. BUSY        0 : Ready 1 : In operation ON/OFF     0 : Display ON 1 : Display OFF RESET       0 : Normal 1 : Reset
Write Display Data	1	0	Write Data								Writes data (DB0:7) into display data RAM. After writing instruction, Y address is increased by 1 automatically.
Read Display Data	1	1	Read Data								Reads data (DB0:7) from display data RAM to the data bus.





